



PTO/SB/21 - MODIFIED 09/2004

TRANSMITTAL FORM

to be used for all correspondence after initial filing

* Plus ONE Box of Cited References

| Application Number | 09/737,743 |
|------------------------|----------------|
| Filing Date | 12/18/2000 |
| First Named Inventor | Sehat SUTARDJA |
| Group Art Unit | 2631 |
| Examiner Name | Phuong M. Phu |
| Attorney Docket Number | MP0020 |

| Total number of | f pages in this submission including trans | mittal | 10 * | Attorney Docket I | Numbe | er MP0020 |
|--|--|--------|--|--|---------|--|
| | | | ENCL | OSURES (cl | heck a | all that apply) |
| Amendo Am | ransmittal Form Fee Attached - Credit Authorization dment / Reply After Final Affidavits/declaration(s) sion of Time Request ss Abandonment Request nation Disclosure Statement 0 1449 Forms and 126 cited references ed Copy of Priority ment(s) | | Assignment of the control of the con | nent Papers Application) g(s) ng-related Papers to Convert to a onal Application of Attorney, Revocation of Orrespondence | n | After Allowance Communication to TC Appeal Communication to Board of Appeals and Interferences Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) Proprietary Information Status Letter Other Enclosure(s) (identify below): |
| | onse to Missing Parts/ uplete Application Response to Missing Parts under 37 CFR 1.52 or 1.53 | REM | ARKS | | • | |
| | SIGNATU | JRE O | F APPL | ICANT, ATTORNEY | Y, OR A | AGENT |
| Firm Name | KATTEN MUCHIN ROSENMAN | LLP | | | | |
| Signature | | | when | w). Bat | lmo | |
| Printed Name | Andrew J. Bateman | | | U | Γ | 1 07/02/02/05 |
| Reg. No. | 45,573 CERTIFICAT | E OF | FACSII | MILE TRANSMIS | Date | |
| | | | | | | 6 or is being deposited with the US Postal Service 60, Alexandria, VA 22313-1450 on the date shown |

with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below:

| below: | · | | |
|-----------------------|---|-------|------|
| Signature | | | |
| Typed or Printed Name | | Date: | |

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Sehat SUTARDJA, et al

Application No.: 09/737,743

Filed: December 18, 2000

For: ACTIVE REPLICA TRANSFORMER

HYBRID

Examiner: Phuong M. Phu

Group Art Unit: 2631

Confirmation No.: 1406

Date: July 29, 2005

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In compliance with the duty of disclosure under 37 CFR § 1.56 and the requirements of M.P.E.P. § 2001.06(c), and in accordance with the practice under 37 CFR §§ 1.97 and 1.98, the Examiner's attention is directed to the documents listed on the enclosed PTO-1449s and to copies of any literature and non-U.S. patent documents submitted herewith.

In accordance with 37 CFR § 1.97(h), this Information Disclosure Statement is not to be construed as an admission that the information cited is or is considered to be material to patentability as defined in 37 CFR § 1.56(b), nor as an admission that the information constitutes prior art within the meaning of 35 USC §§ 102 and/or 103.

It is respectfully requested that the information listed on the PTO-1449s be considered by the Examiner, and that an initialed copies be returned indicating that such information was considered.

No fee is necessary for the submission of this Information Disclosure Statement. Should the Examiner have any questions, Applicant's undersigned attorney is reachable by telephone in our Washington, D.C. office at (202) 625-3547. The correspondence address of record is provided below.

Respectfully submitted,

KATTEN MUCHIN ROSENMAN, LLP

IP Docket Katten Muchin Rosenman, LLP 1025 Thomas Jefferson St., NW East Lobby, Suite 700

Washington, DC 20007-5201 Facsimile No.: (202) 298-7570

Customer No.: 28285

Ву

Andrew J. Bateman Attorney for Applicants Registration No. 45,573

| FORM PTO 1449 MODIFIED U.S. PATENT AND TRADEMARK OFFICE | | | | | OCKET NO. | | APPLICATION NO. | | | | |
|---|--|--|-----------------|----------------|-----------------------------|----------------|----------------------------|--|--|--|--|
| | | | | | MP0020 09/737,743 APPLICANT | | | | | | |
| LIST OF R | eferences cited B | y applicant | E | | | UTARDJA | | | | | |
| DATE CURNITTEE | TO HORTO: Interior coor | | -5/ | FILING | | | ROUP | | | | |
| DATE SUBMITTEL | TO USPTO: July 29, 2005 | | E ame a | 12/18/ | 2000 | 2 | 631 | | | | |
| | TENT DOCUMENTS | | | | | | | | | | |
| *EXAMINER INITIALS | DOCUMENT NUMBER | DATE OF THE OWNER O | | NTRY | CLASS | SUBCLASS | TRANSLATION OR ABSTRACT | | | | |
| | 06-97831 | 04/08/1994 | Jaj | oan | | | with Translatio | | | | |
| | 05-064231 A | 03/12/1993 | Ja | oan | | | Abstract | | | | |
| | 09-55770 | 08/17/1995 | Ja | oan | | | with Translatio | | | | |
| | 09-270707 | 03/03/1996 | Ja _l | oan | | | with Translation | | | | |
| | 2001-177409 | 12/16/1999 | Ja _l | oan | | | with Translation | | | | |
| OTHER DOC | JMENTS (Including author, 1 | title, date, pertinen | it pages, etc. |) | | | | | | | |
| | Hellwarth, et al., "Digita | al-to-analog Conv | erter having | Common-mo | de Isolation | and Differe | ntial Output". | | | | |
| | Sedra et al., Microelec | tronic Circuits, Th | ird Edition, 1 | 991, pp. 48-1 | 15. | | | | | | |
| | Lee, et al., " A CMOS | | | | | | | | | | |
| | | Shoval et al., "WA 18.7 – A Combined 10/125 Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features," 2000, pp. 314-315. | | | | | | | | | |
| | | Song, et al., "FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels (Slide Supplement), 1996. | | | | | | | | | |
| | Chien, "Monolithic CMOS Frequency Synthesizer for Cellular Applications", March 12-13. | | | | | | | | | | |
| | Chien, "Delay Based Monolithic CMOS Frequency Synthesizer for Portable Wireless Applications", May 20, 1998. | | | | | | | | | | |
| | Chien, "Low-Noise Local Oscillator Design Techniques using DLL-based Frequency Multiplier for Wireless Applications", 2000. | | | | | | | | | | |
| | Cho et al.; "A Single-Chip CMOS Direct Conversion Transceiver for 900 MHz Spread-Spectrum Digital Cordless Telephones"; 1999 | | | | | | | | | | |
| | Shoval et al.; "A CMOS Mixed-Signal 100Mb/s Receive Architecture for Fast Ethernet"; 1999 | | | | | | | | | | |
| | Hester et al.; "CODEC | Hester et al.; "CODEC for Echo-Canceling Full-Rate ADSL Modems"; December, 1999 | | | | | | | | | |
| | | Nack, et al., "A Constant Slew Rate Ethernet Line Driver", May, 2001. | | | | | | | | | |
| | Range Data Rates", 20 | Song, "Dual Mode Transmitter with Adaptively Controlled Slew Rate and Impedance Supporting Wide Range Data Rates", 2001. | | | | | | | | | |
| • | Yee et al., An Integrata 1999 | able 1-2.5 Gbps L | ow Jitter CN | OS Transcei | ver with Bui | It in Self Tes | t Capability, | | | | |
| | Intersil, HC-5509B ITU | CO/Loop Carrier | SLIC, 8/200 |)3 | | | | | | | |
| | Regan, ADSL Line Dri | ver/Receiver Des | ign Guide, P | art 1, 2/2000 | | - | | | | | |
| | Phillps, The HC-5502> | K14X Telephone S | Subscriber Li | ne Interface (| Circuits (SLI | C), 1/1997 | | | | | |
| . | Fuad Surial Atiya, et a | I., An Operational | | | d on the We | eighted Sum | mer, 6/1975 | | | | |
| EXAMINER | | | DATE CONSID | DERED | | | | | | | |

| ORM PTO 1449 MODIFE | | ATTORNEY DOCKET NO. | APPLICATION NO. | | | |
|----------------------|--|--|-------------------------|--|--|--|
| J.S. PATENT AND TRAD | EMARK OFFICE | MP0020 | 09/737,743 | | | |
| IST OF R | EFERENCES CITED BY APPLICANT | Sehat SUTARDJA | | | | |
| | | FILING DATE | GROUP | | | |
| DATE SUBMITTED | TO USPTO: July 29, 2005 | 12/18/2000 | 2631 | | | |
| THER DOCU | UMENTS | | | | | |
| | Narayanan et al., Doppler Estimation Using a Cohe | erent Ultrawide-Band Rando | m Noise Radar, 6/2000 | | | |
| | Stephens, Active Output Impedance for ADLS Line | Drivers, 11/2002 | | | | |
| | Hellums et al., An ADSL Integrated Active Hybrid C | Circuit | | | | |
| | Azadet et al., A Gigabit Transceiver Chip Set for U' 2/2000 | TP CA-6 Cables in Digital Cl | MOS Technology, | | | |
| | He et al., A DSP Receiver for 1000 Base-T PHY, 2 | 001 | | | | |
| | Baird et al., A Mixed Sample 120M s PRML Solution | on for DVD Systems, 1999 | | | | |
| | Baker, An Adaptive Cable Equalizer for Serial Digit | al Rates to 400Mb/s, 1996 | | | | |
| | Everitt et al., A 10/100Mb/s CMOS Ethernet Transc | ceiver for 10BaseT, 10BaseT | X and 100Base FX, | | | |
| | Roo et al., A CMOS Transceiver Analog Front-end | for Gigabit Ethernet over Ca | t-5 Cables, 2001 | | | |
| | Shoaei et al., A 3V Low Power 0.25um CMOS 100 | Mb/s Receiver for Fast Ethe | rnet, 2000 | | | |
| | Walker et al., A Two Chip 1.5 GBd Serial Link Inter | | | | | |
| : | Chien, et al., "TP 12.4: A 900-MHz Local Oscillato for PCS Applications". | • | | | | |
| | Lee, et al., "A 3V 10b 100 MS/s Digital-to-Analog C 30, 2000 pp. 203-205. | Converter for Cable Modem A | Applications, August 28 | | | |
| × | Rudell, et al., "SA 18.3: A 1.9 GHz Wide-band IF D Cordless Telephone Applications," 1997, pp. 304-3 | | egrated Receiver for | | | |
| | Young, et al., "Monolithic High-Performance three- Communications, 1997 | | or Wireless | | | |
| : | Wu, et al., "A low glitch 10-bit 75 MHz CMOS video | D/A converter, January 199 | 95, pp. 68-72 | | | |
| | | | | | | |
| | | | | | | |
| | | ······································ | | | | |
| EVAMINED | DATE COME | NACAS | | | | |
| EXAMINER | DATE CONS | אטבאבט | | | | |

| FORM PTO 1449 MODIFIED U.S. PATENT AND TRADEMARK OFFICE | | | | | ATTORNEY DOCKET NO. | | ATION NO. | |
|---|--|---------------------|-------------------------|-----------------------------|---------------------|---------------|---------------------------------------|--|
| | | | | MP0020 09/737,743 APPLICANT | | | | |
| LIST OF R | eferences cited by | APPLICANT | | | | UTARDJA | | |
| DATE SURMITTED | TO USPTO: July 29, 2005 | | | FILING | G DATE | | ROUP | |
| | | _ | | 12/18 | 3/2000 | 2 | 631 | |
| | TENT DOCUMENTS | | | | _ | | · · · · · · · · · · · · · · · · · · · | |
| *EXAMINER INITIALS | DOCUMENT NUMBER | DATE | COUN | ITRY | CLASS | SUBCLASS | TRANSLATION OR ABSTRACT | |
| | 63-300700 | 07/12/1988 | Jap | an | | | Abstract | |
| | 06-029853 | 02/04/1994 | Jap | an | | | Abstract | |
| | 62-159925 | 7/15/87 | Jap | an | | | with Translation | |
| | 6-276182 | 9/30/94 | Jap | an | | | with Translation | |
| OTHER DOC | UMENTS (Including author, ti | tle, date, pertinen | pages, etc.) | | | | | |
| | Johns, et al., "Integrated pgs. 398-406. | d Circuits for Data | a Transmissi | on Over Tw | isted Pair Ch | annels", Ma | rch, 1997, | |
| ; | "IEEE Standard 802.3: Access Method and Ph | | | | | etection (CS | MA/CD) | |
| | Young, et al., "A Low-N Coil Inductor and Micro | | | | | | e-Dimensiona | |
| | Young, et al., "A Micron | nachined Variable | Capacitor f | or Monolithi | c Low-Noise | VCOS", 199 | 6, pgs. 86-89 | |
| | Abidi, et al., "FA 7.2: The Future of CMOS Wireless Transceivers", February 7, 1997 | | | | | | | |
| | Eto, et al., "A 333 MHz, 20mW, 18ps Resolution Digital DLL using Current-controlled Dela Parallel Variables Resistor DAC (PVR-DAC)", August 28-30, 2000, pgs. 349-350. | | | | | | | |
| | Ivan Jorgensen, et al., 6 733. | Design of a 10-b | t 100 MSam | ples/s BiCN | IOS D/A Cor | verter", 199 | 6, pgs. 730- | |
| | Henriques, et al., "A CN 155. | 10S Steering-Cu | rrent Multiply | ing Digital-t | o-Analog Co | nverter", 199 | 95, pgs. 145- | |
| | Wikner, et al., "Modelings. 489-499. | g of CMOS Digita | l-to-Analog | Converters f | for Telecomn | nunication", | May, 1999, | |
| · | Van der Plas, et al., "A 1708-1718. | 14-Bit Intrinsic Ad | curacy Q ² R | andom Wal | k CMOS DA | C", Decemb | er, 1999, pgs. | |
| | Radke, et al., "A 14-Bit August, 2000, pgs. 107 | 4-1084. | | - | | _ | - | |
| | Shui, et al., "Mismatch 338. | Shaping for a Cui | rent-Mode N | fultibit Delta | a-Sigma DAC | ", March, 19 | 99, pgs. 331- | |
| | Hamasaki, et al., "A 3-\ December, 1996, pgs. | 1888-1894. | | | | | | |
| | Van de Plassche, "Integ 271. | | Digital and D | igital-to-Ana | alog Convert | ers – Chapte | er 6, pgs. 211 | |
| | Millman, et al., "Pulse, I | Digital, and Switc | hing Wavefo | rms", pgs. 6 | 674-675. | | | |
| | Tsutomu Kamoto, "An 8 | 3-bit 2-ns Monolit | nic DAC", Fe | bruary, 198 | 8. | | | |
| EXAMINER DATE CONSIDERED | | | | | | | | |

| FORM PTO 1449 MODIFIED U.S. PATENT AND TRADEMARK OFFICE | | | | ATTORNEY DOCKET NO. | | APPLICATION NO. | | |
|---|--|---------------------|------------------|------------------------------|-------------------|-----------------|--------------|--|
| U.S. FALLY AND TWO LINES TO C | | | | MP0020 09/737,743 APPLICANT | | | 37,743 | |
| IST OF RE | eferences cited by | / applicant | 3 | | | SUTARDJA | | |
| | | | | FILING | DATE | | ROUP | |
| ATE SUBMITTED | TO USPTO: July 29, 2005 | | | | /2000 | | 631 | |
| ORFIGN DAT | TENT DOCUMENTS | | | 12/10 | 72000 | <u> </u> | | |
| *EXAMINER | | | | | | | TRANSLATIO | |
| INITIALS | DOCUMENT NUMBER | DATE | COUN | ITRY | CLASS | SUBCLASS | OR ABSTRAC | |
| | | | | | - | | | |
| | | | + | | | | | |
| | | | | | | | <u> </u> | |
| THER DOCU | IMENTS (Including author, ti | tle, date, pertine | nt pages, etc.) | | | | <u></u> | |
| | Weaver, Jr., "A Third M | ethod of Genera | ition and Dete | ection of Sing | gle-Sideban | d Signals," D | ecember | |
| | 1956, pp. 1703-1705. Niknejad et al., "Analysi | is and Ontimizat | ion of Manalit | hio Industor | and Trans | formers for D | E ICo " 100 | |
| | pp. 375-378. | is and Optimizat | ION OF MONOR | nic inductor | s and Trans | offiers for h | F 108, 1997 | |
| | Weigandt et al., "Analys | sis of Timing Jitte | ers in CMOS | Ring Oscillat | tors." pp. 27 | -30. | | |
| | | | | | | | | |
| | Niknejad et al., "Analys | | Optimization of | of Spiral Indu | ictors and T | ransformers i | for Si RF | |
| | IC's," October 1998, pp | | Asiboda Data | Interdese /FI | DDW Take | - Disa Turis | ad Daia Lavo | |
| | American National Star Medium Dependent (TF | | | | וטט – וטאפ – (וטט | n King Twist | ed Pair Laye | |
| | Nguyen et al., "Si IC-Co | | | | s." August 1 | 990 pp 102 | 3-1031 | |
| | | • | | | | | | |
| | Gardner, "Charge-Pump Phase-Lock Loops," November 1980, pp. 1849-1858. Dally et al., "High Performance Electrical Signaling." | | | | | | | |
| | | | | | | | | |
| | Davies, "Digital Genera | tion of Low-Fred | quency Sine V | Vaves," June | 9 1969, pp. 9 | 97-105. | • | |
| | Abidi, "TP 11.1: Direct-0 | Conversion Rad | io Transceive | rs for Digital | Communica | ations," 1995 | | |
| | Dolle, "A Dynamic Line | Termination Cir | cuit for Multire | eceiver Nets | ," Decembe | r 1993, pp. 1 | 370-1373. | |
| | Su et al., "Experimental Integrated Circuits," Ap | | | iques for Su | bstrate Nois | e in Mixed-S | ignal | |
| | Gray et al., "Future Dire | | | ersonal Com | nmunications | s," 1995, pp. | 83-90. | |
| | Gabara, "On-Chip Term | ninating Register | rs for High Sp | eed ECL-CN | /IOS Interfac | ces," 1992, p | p. 292-295. | |
| | Horowitz et al., "High-S | peed Electrical | Signaling: Ove | erview and L | imitations," | 1998, pp. 12 | -24. | |
| | Efendovich et al., Multif | requency Zero- | Jitter Delay-Lo | ocked Loop, | 1/1994, 67- | 70 | | |
| 1 | Munshi et al., Adaptive | Impedance Mat | ching, 69-72 | | | | ··· | |
| | Niknejad et al., Numeric Integrated Circuits, 4/19 | | en Function fo | or Modeling | and Analysis | s of Substrate | e Coupling i | |
| | Hajimiri et al., Phase N | oise in Multi-Gig | ahertz CMOS | Ring Oscill | ators, 1998, | 49-52 | | |
| | Kim et al., PLL/DLL Sys | stem Noise Ana | lysis for Low J | litter Clock S | Synthesizer | Design, 31-3 | 4 | |
| EXAMINER | | | DATE CONSID | ERED | | | | |

| FORM PTO 1449 MODIFIED | | | | | ATTORNEY DOCKET NO. | | APPLICATION NO. | |
|--|--|----------------------------------|------------------------------|------------------------|----------------------------|---------------------------|----------------------------|--|
| U.S. PATENT AND TRADEMARK OFFICE | | | | MP0020 09/737,743 | | | 37,743 | |
| LIST OF REFERENCES CITED BY APPLICANT | | | | APPLICANT | | | | |
| | | | | | | UTARDJA | OUP | |
| DATE SUBMITTED TO USPTO: July 29, 2005 | | | | | 3/2000 | | 331 | |
| OREIGN PATENT DOCUMENTS | | | | 12/10 | 72000 | | 001 | |
| *EXAMINER INITIALS | DOCUMENT NUMBER | DATE | COUN | ITRY | CLASS | SUBCLASS | TRANSLATION OR ABSTRACT | |
| INTIALO | | | | | | | | |
| | | | | • | | | | |
| OTHER DOC | UMENTS (Including author, ti | | | | | | | |
| | Kim et al., "A 30-MHz H 1394. | | | | | | | |
| | Liu et al., "WP 23.7: A 6 484. | | | | | | | |
| | Wang et al., "WP 23.8: | A 9.8 GHz Back- | Gate Tuned | VCO in 0.35 | 5 μm CMOS, | " 1999, pp. 4 | 06-407, 484. | |
| | Rofougaran et al., "SP | 24.6: A 900 MHz | CMOS LC-C | scillator wit | h Quadratur | e Outputs," 19 | 996. | |
| | Koullias et al., "TP 9.2: Terminals," 1993, pp. 1 | | sceiver Chip | Set for Dua | I-Mode Cellu | ılar Radio Mo | bile | |
| | Dauphinee et al., "SP 2 Resonator," 1997, pp. 3 | 3.7: A Balanced | 1.5 GHz Volt | age Contro | lled Oscillato | r with an Inte | grated LC | |
| | Banu et al., "A BiCMOS | | Receiver for | GSM," 1997 | 7, pp. 521-52 | 24. | | |
| | Chang et al., "A CMOS 63. | Channel-Select | Filter for a Di | rect-Conve | rsion Wireles | s Receiver," | 1996, pp. 62- | |
| | Waizman, "FA 18.5: A I 1994, pp. 298-299. | Delay Line Loop | for Frequenc | y Synthesis | of De-Skew | ed Clock," Fe | bruary 18, | |
| | Kinget, "FP 14.7: A Full February 5, 1998. | ly Integrated 2.7\ | / 0.35µm CM | IOS VCO fo | r 5 GHz Wir | eless Applica | tions," | |
| | Lee et al., "A Fully Integ Communication Applica | | | | hesizer Desi | gn for Mobile | | |
| | Parker et al., "A Low-N | oise 1.6-GHz CN | IOS PLL with | On-Chip L | oop Filter," 1 | 997, pp. 407, | 409-410. | |
| | Park et al., "A Low-Nois | | <u> </u> | | | | | |
| | Soyuer et al., "A Monol Technology," Decembe | | | and Data R | ecovery Circ | uit in Silicon I | Bipolar | |
| | Hu et al., "A Monolithic December 1993, pp. 13 | 314-1320. | | | | | | |
| | Parameswaran et al., ". 6, 1998, pp. 289-307. | A New Approach | for the Fabri | cation of Mi | cromechanic | cal Structures | ," December | |
| | Knight, Jr. et al., A Self | -Terminating Lov | v-Voltage Sw | ing CMOS | Output Drive | r, 1988, 457- | 464 | |
| | Maneatis, Low-Jitter Pr 1723-1732 | ocess-Independe | ent DLL and | PLL Based | on Self-Bias | ed Technique | es, 11/1996, | |
| | Chang et al., Large Sus 5/1993, 246-248 | spended Inducto | rs on Silicon | and Their U | se in a 1-um | CMOS RF A | mplifier, | |
| | Gharpurey et al., Mode | ling and Analysis | of Substrate | Coupling i | n Integrated | Cicuits, 3/199 | 96, 344-353 | |
| | | | | | | | | |
| EXAMINER | | | DATE CONSID | ERED | | | | |
| • EXAMINER: Initial if r | eference considered, whether or not citation is in confort | mance with MPEP 609; Draw line t | hrough citation if not in co | nformance and not con: | sidered. Include copy of t | his form with next commun | ication to applicant. | |

| FORM PTO 1449 MODIFIED | | | | ATTORNEY DOCKET NO. | | APPLICATION NO. | | | |
|---------------------------------------|----------|--|----------------------------------|-----------------------------|------------------------|-----------------------------|---------------------------|----------------------------|--|
| U.S. PATENT AND TRADEMARK OFFICE | | | | MP0020 09/737,74 | | | 37,743 | | |
| LIST OF REFERENCES CITED BY APPLICANT | | | | | APPLICANT | | | | |
| Figi al V | | -nendes anen bi | ALLEIGHMI | | | | UTARDJA | | |
| DATE SUBMITTED | TOI | ISPTO: July 29, 2005 | | | | DATE | - | OUP | |
| DATE SUBMITTEE | ,,,,,, | JOF 10. July 29, 2003 | | | 12/18 | /2000 | 26 | 631 | |
| FOREIGN PA | TEN | T DOCUMENTS | | | | | | | |
| *EXAMINER INITIALS | | DOCUMENT NUMBER | DATE | COUN | TRY | CLASS | SUBCLASS | TRANSLATION OR ABSTRACT | |
| | | | | | | | | | |
| | | | | | | | | | |
| OTHER DOC | UME | NTS (Including author, tit | | | | <u></u> | | | |
| | | Shoval et al., "WA 18.7 Performance/Power Fea | | | Twisted-Pa | ir Line Drive | er with Progra | mmable | |
| | | Myson Technology, "MT Waveform Shaper," 199 | D214 – Ethernet | | coder and 1 | 0BaseT Tra | insceiver with | Built-in | |
| | | Myson Technology, "MT | D972 (Prelimina | ry) 100Base | TX PCS/PM | A," 1997, pp | o. 1-21. | | |
| | | Craninckx et al., "A 1.8- | GHz Low-Phase- | -Noise CMO | S VCO Usin | g Optimized | Hollow Spira | I Inductors," | |
| | <u> </u> | 1997, pp. 736-744. Craninckx et al., "A 1.8- | CHallow Phace | Noice Volta | no-Controlle | d Oscillator | with Prescale | r " 1995 pp | |
| | | 1474-1482. | | | | | | | |
| | | Hung et al., "A 1.24-GHz Monolithic CMOS VCO with Phase Noise of 137 dBc/Hz at a 3-MHz Offset," 1999, pp. 111-113. | | | | | | | |
| | | Rudell et al., "A 1.9-GH: Applications," 1997, pp. | | Double Conv | ersion CMO | S Receiver | for Cordless | Telephone | |
| | | Lin et al., "TP 12.5: A 1. PLL Architecture," 2000 | | | CMOS Fre | quency Synt | thesizer using | g a Wideband | |
| | | Razavi, "SP 23.6: A 1.8 | GHz CMOS Volt | tage-Control | ed Oscillato | r," 1997, pp | . 388-389. | | |
| | | Dec et al., "MP 4.8: A 1 449. | | | | | | | |
| | | Sato et al., "SP 21.2: A 1996. | _ | | | | | | |
| | | Lee et al., "A 2.5 V CM0 1491-1496. | OS Delay-Locked | Loop for an | 18 Mbit, 50 | 0 Megabyte | s/s DRAM," 1 | 994, pp. | |
| | | Joo Leong Tham, et al., Communication," 1999, | pp. 286-291. | | | | | | |
| | | Lam et al., "WP 23.6: A 484. | 2.6 GHz/5.2 GH | z CMOS Vol | tage-Contro | lled Oscillate | or," 1999, pp. | 402-403, | |
| | | Marshall et al., "TA 8.7: | A 2.7V GSM Tra | ansceiver ICs | with On-Ch | nip Filtering, | " 1995. | | |
| | | | | | | | | | |
| EXAMINER | | | | DATE CONSID | ERED | | | | |
| • EXAMINER: Initial if (| eferenc | e considered, whether or not citation is in conform | ance with MPEP 609; Draw line th | rough citation if not in co | nformance and not cons | idered. Include copy of the | his form with next commun | ication to applicant. | |

| FORM PTO 1449 MODIFIE | | ATTORNEY DOCKET NO. | APPLICATION NO. | | |
|-----------------------|---|-----------------------------|-------------------------|--|--|
| .S. PATENT AND TRADE | EMARK OFFICE | MP0020 | 09/737,743 | | |
| IST OF RE | EFERENCES CITED BY APPLICANT | APPLICANT Sehat SUTARDJA | | | |
| | | | | | |
| ATE SUBMITTED | TO USPTO: July 29, 2005 | FILING DATE | GROUP | | |
| THE BOOK | IMPAITO (Including outbox title data martinant pages etc.) | 12/18/2000 | 2631 | | |
| THER DOCK | JMENTS (Including author, title, date, pertinent pages, etc.) | | Tarana i ana fan Danasa | | |
| | Rudell et al., Recent Developments in High Integration Communication Systems, 1998, 149-154 | on Multi-Standard CMOS | Transceivers for Person | | |
| | Shoval et al., A 100 Mb/s BiCMOS Adaptive Pulse-Si | | | | |
| | Jansen et al., SP 23.8: Silicon Bipolar VCO Family fo Tuning Circuits, 2/8/1997, 392-393 & 492 | or 1.1 to 2.2 GHz with Full | y-Integrated Tank and | | |
| | Cho et al.; "A Single-Chip CMOS Direct Conversion Tordless Telephones"; 1999 | | | | |
| | LIBERALI ET AL., "Progress in High-Speed and High 12-14, 1995, pages 19-28 | -Resolution CMOS Data | a Converters", Septembe | | |
| | SEDRA et al., "Micro-Electronic Circuits", 1982, page | s 95-97 and 243-247 | | | |
| | DP83220 CDL ™ Twisted Pair FDDI Transceiver Dev | vice", October 1992 | | | |
| | MIKI ET AL., "An 80-MHz 8-bit CMOS D/A Converter | ", December 1986, pages | s 983-988 | | |
| | LETHAM ET AL., "A high-performance CMOS 70-Mh | zpalette/DAC", Decembe | er 1987, pages 1041-104 | | |
| | NAKAMURA ET AL., "A 10-b 70-MS/s CMOS D/A/ co | onverter", April 1991, pag | es 637-642 | | |
| | TAKAKURA ET AL., "A10 bit 80 MHz glitchless CMO | • | • • | | |
| | FOURNIER ET AL., "A 130-MHz 8-b CMOS video D/ | | | | |
| : | REYNOLDS, "A 320 MHz CMOS triple 8b DAC with opages 50-51 | | _ | | |
| | CHIN ET AL., "A 10-b 125 MHz CMOS digital-to-ana current sources", November 1994, pages 1374-1380 | log (DAC) with threshold- | voltage compensated | | |
| | The Authoritative Dictionary of IEEE Standards Stem | | | | |
| | Chan, et al., "A 100 Mb/s CMOS 100Base-T3 Fast E | | | | |
| | WANG, et al., "A 1.2 GHz programmable DLL-Based December 2004 | Frequency Multiplier for | Wireless Applications, | | |
| EXAMINER | DATE CONSID | ERED | | | |

| FORM PTO 1449 MODIFIED | | | | | DOCKET NO. | APPLICATION NO. | | |
|----------------------------------|--|----------------------------|----------------------|---------------------|---|---------------------|---|--|
| U.S. PATENT AND TRADEMARK OFFICE | | | | | MP0020 | | 09/737,743 | |
| LIST OF F | REFERENCES CITE | D BY APPLI | CANT | | | LICANT | | |
| | | | | EII INC | Senat S DATE | SUTARDJA GRO | OUD. | |
| DATE SUBMITTED | TO USPTO: July 29, 2005 | | | | /2000 | 26 | | |
| U.S. PATENT | T DOCUMENTS | | | 12/10 | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | 01 | |
| *EXAMINER INITIALS | DOCUMENT NUMBER | DATE | NA | ИE | CLASS | SUBCLASS | FILING DATE | |
| | 4,503,421 | 03/05/1985 | HARAYAM | A | | _ | | |
| | 6,295,012 | 09/25/2001 | GREIG | | | | | |
| | 6,476,746 | 11/05/2002 | VISWANA ⁻ | ΓHAN | | | | |
| | 6,864,726 | 03/2005 | LEVIN, et a | al. | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |
| FOREIGN PA | ATENT DOCUMENTS | <u> </u> | l | | | | 1 | |
| *EXAMINER INITIALS | DOCUMENT NUMBER | DATE | COUNTRY | | CLASS | SUBCLASS | TRANSLATION OR ABSTRACT (Yes or No) | |
| | | | | | | | | |
| | | | | | | | | |
| | | | ļ | | | | <u> </u> | |
| OTHER BOO | NIMENTO (Including author | . A'Al | -4:4 | | | | | |
| OTHER DOC | CUMENTS (Including author) | or, title, date, pe | rtinent page: | s, etc.) | | | | |
| | | | | | | | | |
| | | | | | | | | |
| | | | | | *** | | | |
| | | | | | | | | |
| | | | | | | | | |
| EXAMINER | | | DATE CONSID | ERED | | | | |
| * EXAMINER: Initi | ial if reference considered, whether or not rith next communication to applicant. | citation is in conformance | e with MPEP 609; D | raw line through ci | itation if not in conf | ormance and not cor | nsidered. Include | |